Designing A Secured Hardware For Reconfigurable Systems On Chip By A Proof-Carrying Code Approach

References

[1] M. Tehranipoor and F. Koushanfar, “A survey of hardware Trojan taxonomy and detection,” IEEE Design Test of Computers, vol. 27, no. 1, pp. 10–25, 2010.

[2] Ranjani, R. S., & Devi, M. N. (2017). Malicious Hardware Detection and Design for Trust: an Analysis. Elektrotehniski Vestnik, 84(1/2), 7.

[3] Chakraborty, R. S., Pagliarini, S., Mathew, J., Ranjani, R. S., & Devi, M. N. (2017). A Flexible Online Checking Technique to Enhance Hardware Trojan Horse Detectability by Reliability Analysis. IEEE Transactions on Emerging Topics in Computing.

[4] Mal-Sarkar, Sanchita, et al. "Hardware trojan attacks in fpga devices: threat analysis and effective counter measures." Proceedings of the 24th Edition of the Great Lakes Symposium on VLSI. ACM, 2014.

[5] G. Necula and P. Lee, “Proof-carrying code,” School of Computer Science, Carnegie Mellon University, Pittsburgh, PA 15213, Tech. Rep. CMU-CS-96-165, November 1996.

[6] T. Huffmire, B. Brotherton, G. Wang, T. Sherwood, R. Kastner, T. Levin, T. Nguyen, and C. Irvine, “Moats and Drawbridges: An Isolation Prim-itive for Reconfigurable Hardware Based Systems,” in Symposium on Security and Privacy. Oakland, CA: IEEE, May 2007, pp. 281–295.

[7] V. Betz and J. Rose, “VPR: A new packing, placement and routing tool for FPGA research,” in International Conference on Field Programmable Logic and Applications (FPL), vol. 1304. Londong, UK: Springer, 1997, pp. 213–222.

[8] Sree Ranjani R., and Dr. Nirmala Devi M., “Golden-chip free power metric based hardware trojan detection and diagnosis”, Far East Journal of Electronics and Communications, vol. 17, pp. 517-530, 2017.

[9] Sree Ranjani R., and Nirmala Devi M. “Enhanced Logical Locking for a Secured Hardware IP against Key-guessing Attacks,” 22nd International symposium on VLSI Design and Test (VDAT), June 28th -June 30th 2018.

@article{1701169,
      author = {Sree Ranjani R, A.Nithish, S.Syed Musthafa, M. Sudharsun},
      title = {Designing A Secured Hardware For Reconfigurable Systems On Chip By A Proof-Carrying Code Approach},
      journal = {Iconic Research And Engineering Journals},
      year = {2019},
      volume = {2},
      number = {10},
      pages = {332-335},
      issn = {2456-8880},
      url = {https://www.irejournals.com/formatedpaper/1701169.pdf},
      abstract = {Hardware security is an emerging topic in integrated-circuit (IC) industries. Research in the domain of the hardware security is at a full swing and many schemes to enhance the security are being explored. The hardware Trojan (HT) design and its various detection techniques to ensure the trust in design are the most sought for schemes. The analysis of the reported techniques explores the major threat in the IC industries known as hardware Trojans and their countermeasures.},
      month = {April},
  }