Interrupts in the Microcontroller

References

[1] Intel Corp. Intel 64 and IA-32 Architectures Software Developer’s Manual. Volume 1: Basic Architecture. Intel Corp., 2008.

[2] Intel Corp. Intel 64 and IA-32 Architectures Software Developer’s Manual. Volume 3: System Programming Guide. Intel Corp., 2008.

[3] Ashley Saulsbury. Ultra SPARC VirtualMachine Specification. SUN Corp., 2008.

[4] D. Weaver and T. German, editors. The SPARC Architecture Manual.Version 9.PTR Prentice Hall, 1994.

[5] Intel Corp. TLBs, Paging-Structure Caches, and Their Invalidation. Intel Corp., 2008.

[6] D. Weaver and T. Germond, editors. The SPARC Architecture Manual.Version 9.PTR Prentice Hall, 1994.

[7] J. Liu. Real-Time Systems. Prentice Hall, 2000.

[8] Gracioli, G. and S. Fischmeister. 2012. Tracing and recording interrupts in embedded software. Journal of Systems Architecture 58:372-385.

[9] Jaleel, A. and B. Jacob. 2006. In-line interrupt handling and lock-up free translation lookaside buffers (tlbs). Computers, IEEE Transactions on 55:559-574.

[10] Schaelicke, L., A. Davis and S.A. Mckee. 2000. Profiling i/o interrupts in modern architectures. Pages 115-123 inModeling, Analysis and Simulation of Computer and Telecommunication Systems, 2000.Proceedings.8th International Symposium on.IEEE.

[11] Hong-Wei, Z., F. Ke-Chi and Z. Xue-Bai. 2007. Research of technology on making linux interrupts tasked. Pages 125-128 in Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing, 2007.SNPD 2007.Eighth ACIS International Conference on.IEEE.

[12] Singh, P., D.L. Landis and V. Narayanan. 2009. Test generation for precise interrupts on out-of-order microprocessors. Pages 79-82 in Microprocessor Test and Verification (MTV), 2009 10th International Workshop on.IEEE.

[13] Liu, M., D. Liu, Y. Wang, M. Wang and Z. Shao. 2011. On improving real-time interrupt latencies of hybrid operating systems with two-level hardware interrupts. Computers, IEEE Transactions on 60:978-991.

[14] Vanderleest, S.H. 2014. Taming interrupts: Deterministic asynchronicity in an arinc 653 environment. Pages 8A3-1-8A3-11 in Digital Avionics Systems Conference (DASC), 2014 IEEE/AIAA 33rd. IEEE.

[15] Brandenburg, B.B., H. Leontyev and J.H.Anderson. 2009. Accounting for interrupts in multiprocessor real-time systems. Pages 273-283 in RTCSA.

@article{1702682,
      author = {Prince Kumar, Shripad G. Desai},
      title = {Interrupts in the Microcontroller},
      journal = {Iconic Research And Engineering Journals},
      year = {2021},
      volume = {4},
      number = {10},
      pages = {166-169},
      issn = {2456-8880},
      url = {https://www.irejournals.com/formatedpaper/17026821.pdf},
      abstract = {This review paper describes the overview of interrupt (A change in execution caused by an external event is called interrupt. An interrupt is a hardware-generated change-of-flow within the system) and further categories into four classes: first one is Device interrupt Second is Timer interrupt third is cycle interrupt and the fourth one is inter processor interrupt. After that discussed how an interrupts will be generated and how it can be handled. The superior interrupt could be managed instantly if that only it have a greater priority, however it can yield and the facility thread would proceeds control of it. The interrupt handling procedure performs demanding and helping pattern. As trial results describes the interrupt handler effectively manages the interrupts and mark it real time enactment extra effective.},
      keywords = {Device interrupts, Timer interrupt, Cycle interrupt, and Inter processor interrupt},
      month = {April},
  }