H Bridge 3 Level Inverter with Pulse Width Modulation Technique

References

[1] Hasukh s PATEL RICHARD G. HOFT “Generalized Techniques of Harmonic Elimination & Voltage Control in Thyristor Inverters: Part I1-Voltage Control Techniques” IEEE Transection on industrial applications September/October 1974.

[2] AKIRA NABAE, ISAO TAKAHASHI, HIROFUMI AKAGI “A New Neutral -Point- Clamped PWM Inverter” IEEE Transections on industry applications Volume IA-17 N.5 September/October 1981.

[3] PRADEEP M, V. R. STEFANOVIC, “A Versatile Commutation Circuit for PWM Inverters” IEEE Transections on industry applications Volume IA-18 No.2 March/April 1982.

[4] PRADEEP M, V. R. STEFANOVIC “Generalized Structure of a Multilevel PWM Inverter” IEEE Transections on industry applications Volume IA -19 No.6 November/December 1983.

[5] Giuseppe Carrara, , Simone Gardella, Mario Marchesoni, Raffaele Salutari, & Giuseppe Sciutto “A New Multilevel PWM Method: A Theoretical Analysis” IEEE Transections on Power Electronics Vol.7 No.3 July 1992.

[6] Leon M. Tolbert, Thomas G. Habetler, “Novel Multilevel Inverter Carrier Based PWM Method” IEEE Transections on industry applications Volume 35 No.5 September/October 1999.

[7] Brendan Peter McGrath, Donald Grahame Holmes “Multicarrier PWM Strategies for Multilevel Inverters” IEEE Transections on industrial Electronics Volume 49 No.4 August 2002.

[8] Juan Dixon, Luis Morán “High-Level Multistep Inverter Optimization Using a Minimum Number of Power Transistors” IEEE Transections on industrial Electronics Volume 21 No.2 March 2006.

[9] Zhou Jinghua, Li Zhengxi, “Research on Hybrid Modulation Strategies Based on General Hybrid Topology of Multilevel Inverter” Speedam 2008 978-1-4244-1664-6/08 IEEE Alireza Nami, Firuz Zare, Arindam Ghosh, Frede Blaabjerg, “A Hybrid Cascade Converter Topology with Series Connected

[10] Symmetrical & Asymmetrical Diode Clamped H Bridge Cells” IEEE Transections on Power Electronics Vol.26 No.1 January 2011.

[11] P. Palanivel, S.S. Dash, “Analysis of THD & output voltage performance for cascaded multilevel inverter using carrier PWM techniques” IET Power Electron., 2011, Vol. 4, Iss. 8, pp. 951–958.

[12] K k gupta, S. Jain “Topology for multilevel inverters to attain maximum number of levels from given DC sources” ET Power Electron., 2012, Vol. 5, Iss. 4, pp. 435–446.

[13] Ehsan Najafi, Abdul Halim Mohamed Yatim “Design & Implementation of a New Multilevel Inverter Topology” IEEE Transections on industrial Electronics Volume 59 No.11 November 2012.

[14] Raul Rebinoviece, Dmitry Baimel, Jacek Tomasik, Adrian Zuckerberger “Thirteen-level cascaded H-bridge inverter operated by Generic phase shifted pulse-width modulation” IET Power Electron., 2013, Vol. 6, Iss. 8, pp. 1516– 1529

[15] Arif Al judi, Edwin Nowicki “Cascading of diode bypassed transistor-voltage source units in multilevel inverters” IET Power Electron., 2013, Vol. 6, Iss. 3, pp. 554–560

[16] Ali Ajami, Mohammad Reza Jannati Oskuee, Ataollah Mokhberdoran, Alex Van den Bossche “Developed cascaded multilevel inverter topology to minimize the number of circuit devices and voltage stresses of switches” IET Power Electron., 2014, Vol. 7, Iss. 2, pp. 459– 466

[17] Rasoul Shalchi Alishah, Daryoosh Nazarpour, Seyed Hossein Hosseini, Mehran Sabahi “Novel Topologies for Symmetric, Asymmetric, and Cascade Switched-Diode Multilevel Converter With Minimum Number of Power Electronic Components” IEEE Transections on industrial Electronics Volume 61 No.10 October 2014

[18] Ebrahim Babaei, Saeed Sheer mohammad zadeh Gowgani “Hybrid Multilevel Inverter Using Switched Capacitor Units” IEEE Transections on industrial Electronics Volume 61 No.9 September 2014

[19] Mahrous Ahmed, Ahmed Sheir, Mohamed Orabi “Real-Time Solution and Implementation of Selective Harmonic Elimination of Seven-Level Multilevel Inverter” IEEE Journal of emerging and Selected Topics in Power Electronics, Vol. 5, NO. 4, December 2017

[20] Ahmed Salem, Huynh Van Khang, Kjell G. Robbersmyr “New Multilevel Inverter Topology with Reduced Component Count” ISBN: 978-9- 0758-1531-3 - IEEE catalog number: CFP19850- ART

[21] Shivam Prakash Gautam, Lalit Kumar, Shubhrata Gupta “Hybrid topology of symmetrical multilevel inverter using less number of devices” IET Power Electron., 2015, Vol. 8, Iss. 11, pp. 2125–2135

@article{1702873,
      author = {Rohit Kumar Oberoy, Dr. Padmini Sharma},
      title = {H Bridge 3 Level Inverter with Pulse Width Modulation Technique},
      journal = {Iconic Research And Engineering Journals},
      year = {2021},
      volume = {5},
      number = {1},
      pages = {299-303},
      issn = {2456-8880},
      url = {https://www.irejournals.com/formatedpaper/1702873.pdf},
      abstract = {A Multilevel inverter is a very important tool for PV Array and Electric Vehicle etc. in Modern ERA Because the non-renewable energy is important for our future. The non-renewable energy is reducing the pollution and carbon content in the environment and also reducing the fossil fuel requirement for transportation and producing electricity. The multilevel inverter can provide higher level of sinusoidal output with less total harmonic distortion with the help of pulse width modulation. Different type of Pulse width modulation like POD APOD etc. can be implemented. 3 level inverters with the use of Phase Opposition Disposition pulse width modulation (POD-PWM) technique with 2 carrier signal with inverter with 4 IGBT switches is proposed. All the carrier signals are above X-axis are out of phase with the below signal by 180?. Total harmonic distortion of load voltage is 35.45 % and load current is 35.51 % obtained. This inverter can be use with solar photo voltaic cell. By the use of this inverter the higher-level output and less harmonic distortion output obtained. By the use of this output the electrical equipment is in very safe condition.},
      keywords = {Multilevel inverter, Inverter, POD, PWM, Total Harmonic Distortion.},
      month = {July},
  }