Design of a Low-Power FSM-Controlled SRAM-Based MAC Architecture with Reduced Switching Activity

References

[1] J. Lee, B. Zhang, and N. Verma, "A Switched- Capacitor SRAM In-memory Computing Macro with High-precision, High-efficiency Differential Architecture," in Proc. IEEE ESSERC, 2024.

[2] W. Xu, G. Dong, and H. Wen, "A Review of Optimizing SRAM-Based FPGA In-memory Computing," in Proc. 3rd Int. Conf. Software Engineering and Machine Learning, 2025.

[3] A. K. M. Amogh and S. M. S., "A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions," arXiv:2512.00441, 2025.

[4] V. Damodaran, Z. Liu, J.-S. Seo, and A. Sanyal, "A Delta-Sigma Based SRAM Compute-in- Memory Macro for Human Activity Recognition," in Proc. IEEE Biomedical Circuits and Systems Conference (BioCAS), 2023.

[5] Z. T. Lin, Z. Z. Tong, J. Zhang, F. M. Wang, T. Xu, Y. Zhao, X. L. Wu, C.Y. Peng, W. J. Lu, Q. Zhao, and J. N. Chen, “A review on SRAM- based computing in-memory: Circuits, functions, and applications,” Journal of Semiconductors, vol. 43, no. 3, p. 031401, 2022.

[6] K. Bindal, M. Sharma, and R. Agarwal, “Design and Implementation of SRAM Using Verilog,” International Journal for Research in Applied Science & Engineering Technology (IJRASET), vol. 12, no. 3, Mar. 2024.

[7] V. Salauyou and A. Klimowicz, “Optimizing Digital Systems Implemented in FPGA Through Effective Description of Finite State Machines,” Electronics, vol. 15, no. 831, Feb. 2026.

[8] A. Ray and D. P. K, “Implementation of SRAM Architecture to Perform In -Memory Computation,” International Journal of Engineering Research & Technology (IJERT), vol. 14, no. 9, Sep. 2025.

[9] K. Yoshioka, S. Ando, S. Miyagi, Y.-C. Chen, and W. Zhang, “A review of SRAM-based compute-in-memory circuits,” Japanese Journal of Applied Physics, vol. 63, p. 120802, Dec. 2024.

[10] Sushma and M. B. Neelagar, “Design and Implementation of Low Power MAC Unit for DSP Applications,” Journal of Computational Analysis and Applications, vol. 34, no. 8, pp. 434–442, 2025.

@article{1718819,
      author = {Ramya Shree G, Dr. Krishna R},
      title = {Design of a Low-Power FSM-Controlled SRAM-Based MAC Architecture with Reduced Switching Activity},
      journal = {Iconic Research And Engineering Journals},
      year = {2026},
      volume = {9},
      number = {12},
      pages = {1054-1061},
      issn = {2456-8880},
      url = {https://www.irejournals.com/formatedpaper/1718819.pdf},
      abstract = {Multiply-Accumulate (MAC) units are important building blocks of modern digital systems, especially in signal processing, machine learning, and embedded applications. Traditional MAC structures are generally based on parallel processing methods, which have high hardware complexity and power consumption. This paper deals with the design and analysis of an FSM-controlled power-efficient SRAM-based MAC architecture for sequential computation. The proposed design uses dual SRAM blocks to store input data and weights, so that the structured memory access is available and the data movement overhead is reduced. The computation flow is controlled by an FSM-based control mechanism to ensure deterministic operation and to reduce switching activity by enable-based gating. The architecture is parameterized for scalability and is implemented in Verilog HDL. Functional verification is carried out using simulation, and results show correct operation in several test cases. The proposed approach provides lower hardware complexity and higher energy efficiency compared to the conventional parallel MAC designs and is suitable for low-power embedded and signal processing applications. The simulation is performed using Vivado in 28nm technology.},
      keywords = {Finite State Machine (FSM), SRAM, Multiply Accumulate (MAC), Verilog},
      month = {June},
      doi = {https://doi.org/10.64388/IREV9I12-1718819}
  }