Home / Current Issue / Paper 1724756
Event-Aware Transient Level Shifter with The Detailed Study of Cross-Coupled Mirror Level Shifter
Subject area: Science,Engineering and Technology · Area of research: BVLSI
Abstract
Level shifters are essential interface circuits in multi-voltage integrated systems because they translate logic signals between voltage domains while preserving signal integrity. This paper presents a comparative study framework for three CMOS level-shifter architectures: a conventional cross-coupled level shifter, a current-mirror level shifter, and an event-aware transient level shifter. The supplied circuit diagrams and transient plots are examined to describe their observed signal conversion behaviour. In the available current-mirror simulation plot, a low-voltage pulse with an approximate high level of 200 mV is associated with an output waveform reaching approximately 1.2 V. In the supplied event-aware transient plot, complementary input signals with a plotted high level near 500 mV drive complementary output waveforms with levels close to 1 V and 0 V. The plots indicate successful voltage-domain translation under the shown simulation conditions, while also showing finite transition times and waveform-edge effects. A quantitative ranking of the three architectures cannot yet be claimed because the cross-coupled baseline schematic/results and common simulation conditions have not been supplied. The paper therefore distinguishes observations supported by the supplied figures from measurements that must be completed before publication.
Keywords
Level shifter; CMOS; cross-coupled level shifter; current mirror; event-aware transient level shifter; transient analysis; low-voltage circuit
References
[1] Kursun V, Friedman EG. Multi-voltage CMOS circuit design. Chichester: Wiley; 2006.
[2] Chandrakasan AP, Sheng S, Brodersen RW. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits. 1992;27(4):473–484.
[3] Lütkemeier S, Rückert U. A subthreshold to above-threshold level shifter comprising a Wilson current mirror. IEEE Transactions on Circuits and Systems II: Express Briefs. 2010;57(9):721–724.
[4] Osaki Y, Hirose T, Kuroki N, Numa M. A low-power level shifter with logic error correction for extremely low-voltage digital CMOS LSIs. IEEE Journal of Solid-State Circuits. 2012;47(7):1776–1783.
[5] Hosseini SR, Saberi M, Lotfi R. A high-speed and power-efficient voltage level shifter for dual-supply applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2017;25(3):1154–1158.
[6] Lanuzza M, Corsonello P, Perri S. Fast and wide range voltage conversion in multisupply voltage designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2015;23(2):388–391.
[7] Rabaey JM, Chandrakasan A, Nikolić B. Digital integrated circuits: A design perspective. 2nd ed. Upper Saddle River (NJ): Prentice Hall; 2003.
[8] Weste NHE, Harris DM. CMOS VLSI design: A circuits and systems perspective. 4th ed. Boston (MA): Addison-Wesley; 2011.
[9] Zimmermann R, Fichtner W. Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits. 1997;32(7):1079–1090.
[10] Kang SM, Leblebici Y. CMOS digital integrated circuits: Analysis and design. 4th ed. New York: McGraw-Hill; 2014.
How to cite this paper
@article{1724756,
author = {Niraj Pawar, Swayam Jadhav, Faiz Rangari},
title = {Event-Aware Transient Level Shifter with The Detailed Study of Cross-Coupled Mirror Level Shifter},
journal = {Iconic Research And Engineering Journals},
year = {2026},
volume = {10},
number = {5},
pages = {798-807},
issn = {2456-8880},
url = {https://www.irejournals.com/formatedpaper/1724756.pdf},
abstract = {Level shifters are essential interface circuits in multi-voltage integrated systems because they translate logic signals between voltage domains while preserving signal integrity. This paper presents a comparative study framework for three CMOS level-shifter architectures: a conventional cross-coupled level shifter, a current-mirror level shifter, and an event-aware transient level shifter. The supplied circuit diagrams and transient plots are examined to describe their observed signal conversion behaviour. In the available current-mirror simulation plot, a low-voltage pulse with an approximate high level of 200 mV is associated with an output waveform reaching approximately 1.2 V. In the supplied event-aware transient plot, complementary input signals with a plotted high level near 500 mV drive complementary output waveforms with levels close to 1 V and 0 V. The plots indicate successful voltage-domain translation under the shown simulation conditions, while also showing finite transition times and waveform-edge effects. A quantitative ranking of the three architectures cannot yet be claimed because the cross-coupled baseline schematic/results and common simulation conditions have not been supplied. The paper therefore distinguishes observations supported by the supplied figures from measurements that must be completed before publication.},
keywords = {Level shifter; CMOS; cross-coupled level shifter; current mirror; event-aware transient level shifter; transient analysis; low-voltage circuit},
month = {November},
}