International Peer-Reviewed JournalOpen AccessISSN 2456-8880
irejournals@gmail.com+91-7433024337

Home / Current Issue / Paper 1703175

1703175 Vol 5 · Issue 8 Download Paper

Design of Fault Tolerance Parallel FFT?s Using Xilinx 14.5v

N. Raj Kumar Kamble Shivadayal

Subject area: Science,Engineering and Technology  ·  Area of research: Electronics

Abstract

Soft errors stance a dependability threat to modern-day electronic circuits. This makes defense against soft errors a requirement for several applications. Communications along with signal handling systems are no exemptions to this pattern. To maintain the reliability of the complex systems few techniques have been proposed. For some applications, a remarkable option is to utilize algorithmic based blunder resistance (ABFT) methods that attempt to exploit the algorithmic household or business homes to identify as well as proper errors. Signal handling along with communication applications are well matched for ABFT. One circumstance is Fast Fourier Transforms (FFTs) that are a key structure in many systems. There are various protection schemes to identify and adjust errors in FFTs. It is normal to discover various blocks are working in parallel. Recently; a new method is exploiting to implement a blame tolerance in parallel. In this brief, this technique is first applied to protect FFTs. Then, two improved protection schemes that combine the use of error correction codes and Parseval checks are proposed and evaluated. The results show that the proposed schemes can further reduce the implementation cost of protection.

Keywords

Error correction codes (ECCs), Fast Fourier Transforms (FFTs), soft errors.

References

[1] N. Kanekawa, E. H. Ibe, T. Suga, and Y. Uematsu, Dependability in Electronic Systems:Mitigation of Hardware Failures, Soft Errors, andElectro-Magnetic Disturbances. New York, NY, USA: Springer-Verlag,2010.

[2] R. Baumann, “Soft errors in advanced computer systems,” IEEE Des.Test Comput., vol.22, no. 3, pp. 258–266, May/Jun. 2005.

[3] M. Nicolaidis, “Design for soft error mitigation,” IEEE Trans. Device Mater. Rel., vol.no. 3, pp. 405–418, Sep. 2005.

[4] A. L. N. Reddy and P. Banerjee, “Algorithm-based fault detection for signal processing applications,” IEEE Trans. Computer., vol. 39, no. 10, pp. 1304–1308, Oct. 1990.

[5] T. Hitana and A. K. Deb, “Bridging concurrent and non-concurrent error detection in FIR filters,” in Proc. Norchip Conf., Nov. 2004, pp. 75–78.

[6] S. Pontarelli, G. C. Cardarilli, M. Re, and A. Salsano, “Totally fault tolerant RNS based FIR filters,” in Proc. 14th IEEE Int. On-Line Test Symp. (IOLTS), Jul. 2008, pp. 192 194.

[7] B. Shim and N. R. Shanbhag, “Energy-efficient soft error-tolerant digital signal process” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006

[8] E. P. Kim and N. R. Shanbhag, “Soft N-modular redundancy,” IEEE Trans. Comput., vol 61, no. 3, pp. 323–336, Mar. 2012.

[9] J. Y. Jou and J. A. Abraham, “Fault-tolerant FFT networks,” IEEE Trans. Comput., vol. 37, no. 5, pp. 548–561, May 1988.

[10] S.-J. Wang and N. K. Jha, “Algorithm-based fault tolerance for FFT networks,” IEEE Trans. Comput., vol. 43, no. 7, pp. 849–854, Jul. 1994.

[11] P. P. Vaidyanathanm, Multirate Systems and Filter Banks.Englewood Cliffs, NJ, USA: Prentice-Hall, 1993.

[12] A. Sibille, C. Oestges, and A. Zanella, MIMO: From Theory to Implementation. San Francisco, CA, USA: Academic, 2010.

[13] G. L. Stüber, J. R. Barry, S. W. McLaughlin, Y. Li, M. A. Ingram, and T. G. Pratt, “Broadband MIMO-OFDM wireless communications,” Proc.IEEE, vol. 92, no. 2, pp. 271–294, Feb. 2004.

[14] S. Sesia, I. Toufik, and M. Baker, LTE—The UMTS Long Term Evolution: From Theory to Practice, 2nd ed. New York, NY, USA: Wiley,Jul. 2011.

[15] M. Ergen, Mobile Broadband—Including WiMAX and LTE. New York, NY, USA: Springer-Verlag, 2009.

[16] P. Reviriego, S. Pontarelli, C. J. Bleakley, and J. A. Maestro, “Area efficient concurrent error detection and correction for parallel filters,” IET Electron. Lett., vol. 48, no. 20, pp.1258–1260, Sep. 2012.

[17] Z. Gao et al., “Fault tolerant parallel filters based on error correction codes,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 2, pp. 384–387, Feb. 2015.

[18] R. W. Hamming,“Error detecting and error correcting codes,” Bell Syst. Tech. J., vol. 29 no. 2, pp. 147–160, Apr. 1950.

How to cite this paper

N. Raj Kumar, Kamble Shivadayal "Design of Fault Tolerance Parallel FFT?s Using Xilinx 14.5v" Iconic Research And Engineering Journals Volume 5 Issue 8 2022 Page 1-6
N. Raj Kumar, Kamble Shivadayal "Design of Fault Tolerance Parallel FFT?s Using Xilinx 14.5v" Iconic Research And Engineering Journals, vol. 5, no. 8, Feb. 2022
N. Raj Kumar, Kamble Shivadayal (2022). Design of Fault Tolerance Parallel FFT?s Using Xilinx 14.5v. Iconic Research And Engineering Journals, 5(8).
N. Raj Kumar, Kamble Shivadayal "Design of Fault Tolerance Parallel FFT?s Using Xilinx 14.5v" Iconic Research And Engineering Journals, vol. 5, no. 8, Feb. 2022.
@article{1703175,
      author = {N. Raj Kumar, Kamble Shivadayal},
      title = {Design of Fault Tolerance Parallel FFT?s Using Xilinx 14.5v},
      journal = {Iconic Research And Engineering Journals},
      year = {2022},
      volume = {5},
      number = {8},
      pages = {1-6},
      issn = {2456-8880},
      url = {https://www.irejournals.com/formatedpaper/1703175.pdf},
      abstract = {Soft errors stance a dependability threat to modern-day electronic circuits. This makes defense against soft errors a requirement for several applications. Communications along with signal handling systems are no exemptions to this pattern. To maintain the reliability of the complex systems few techniques have been proposed. For some applications, a remarkable option is to utilize algorithmic based blunder resistance (ABFT) methods that attempt to exploit the algorithmic household or business homes to identify as well as proper errors. Signal handling along with communication applications are well matched for ABFT. One circumstance is Fast Fourier Transforms (FFTs) that are a key structure in many systems. There are various protection schemes to identify and adjust errors in FFTs. It is normal to discover various blocks are working in parallel. Recently; a new method is exploiting to implement a blame tolerance in parallel. In this brief, this technique is first applied to protect FFTs. Then, two improved protection schemes that combine the use of error correction codes and Parseval checks are proposed and evaluated. The results show that the proposed schemes can further reduce the implementation cost of protection.},
      keywords = {Error correction codes (ECCs), Fast Fourier Transforms (FFTs), soft errors.},
      month = {February},
  }