Abstract
The rapid emergence of artificial intelligence (AI)-driven sixth-generation (6G) communication systems has introduced stringent requirements for ultra-low latency, high throughput, and energy-efficient hardware implementations. To meet these demands, this paper presents the design and evaluation of novel energy-efficient Very Large Scale Integration (VLSI) architectures tailored for AI-enabled 6G signal processing tasks. Unlike conventional hardware solutions, the proposed architecture integrates optimized processing elements, parallel computing structures, and low-power design techniques to accelerate AI workloads such as channel estimation, beamforming, and resource allocation. A hybrid architecture combining systolic arrays and reconfigurable data paths is developed to support both deep learning inference and communication-specific computations with minimal power consumption. The design incorporates voltage scaling, clock gating, and approximate computing techniques to reduce dynamic and static power dissipation without significantly affecting computational accuracy. Furthermore, an adaptive workload management scheme is implemented to dynamically allocate hardware resources based on real-time communication demands, improving overall system efficiency. The proposed VLSI architecture is synthesized and evaluated using standard CMOS technology, and its performance is benchmarked against existing AI accelerators used in wireless communication systems. Experimental results demonstrate that the proposed design achieves a significant reduction in energy consumption while maintaining high processing throughput and low latency. The architecture also exhibits scalability and flexibility, making it suitable for integration into next-generation 6G base stations and edge devices. This work provides a practical hardware-level solution for enabling efficient AI-driven communication in future wireless systems, bridging the gap between advanced algorithms and real-time hardware implementation.
Keywords
VLSI Architecture, Energy Efficiency, 6G Communication Systems, AI Hardware Acceleration, Low-Power Design
Citations
IRE Journals:
Prashant Kumar, Rahul Vishnoi "Design of Energy-Efficient VLSI Architectures for AI-Driven 6G Communication Systems" Iconic Research And Engineering Journals Volume 9 Issue 7 2026 Page 2882-2892 https://doi.org/10.64388/IREV9I7-1713377
IEEE:
Prashant Kumar, Rahul Vishnoi
"Design of Energy-Efficient VLSI Architectures for AI-Driven 6G Communication Systems" Iconic Research And Engineering Journals, 9(7) https://doi.org/10.64388/IREV9I7-1713377
About IRE Journals
IRE Journals is an open access online journals established with an aim to publish high quality of research work in various diciplines. We have more than 6 years in publications. Over 2500+ papers already published.
Important Links
For Authors
Volume 8:
Issue 1, Issue 2, Issue 3, Issue 4, Issue 5, Issue 6, Issue 7, Issue 8, Issue 9, Issue 10, Issue 11, Issue 12Volume 7:
Issue 1, Issue 2, Issue 3, Issue 4, Issue 5, Issue 6, Issue 7, Issue 8, Issue 9, Issue 10, Issue 11, Issue 12Volume 6:
Issue 1, Issue 2, Issue 3, Issue 4, Issue 5, Issue 6, Issue 7, Issue 8, Issue 9, Issue 10, Issue 11, Issue 12Volume 5:
Issue 1, Issue 2, Issue 3, Issue 4, Issue 5, Issue 6, Issue 7, Issue 8, Issue 9, Issue 10, Issue 11, Issue 12Volume 4:
Issue 1, Issue 2, Issue 3, Issue 4, Issue 5, Issue 6, Issue 7, Issue 8, Issue 9, Issue 10, Issue 11, Issue 12Volume 3:
Issue 1, Issue 2, Issue 3, Issue 4, Issue 5, Issue 6, Issue 7, Issue 8, Issue 9, Issue 10, Issue 11, Issue 12