Home / Current Issue / Paper 1715871
Low-Power Design of Approximate Bilateral Filters for Efficient Image Denoising on FPGAs Using Clock Gating
Subject area: Science,Engineering and Technology · Area of research: Image Denoising
DOI: 10.64388/IREV9I10-1715871
Abstract
This paper presents the design and implementation of a low-power approximate bilateral filtering architecture for efficient image denoising on FPGA platforms, targeting next- generation real-time applications in Industry 5.0 environments. Image denoising plays a crucial role in improving the visual quality of images corrupted by noise introduced during acqui- sition, transmission, or storage. In applications such as medical imaging, autonomous vehicles, surveillance systems, and indus- trial automation, maintaining high image quality while ensuring real-time performance is a major challenge. Traditional filtering techniques such as mean and Gaussian filters are effective in noise reduction but tend to blur edges and fine details. Bilateral filtering, on the other hand, preserves edges by combining spatial and intensity-based filtering, making it highly suitable for advanced image processing applications. However, the computational complexity of bilateral filtering is significantly high due to nonlinear exponential operations, making it inefficient for hardware implementation on FPGA platforms. To address these challenges, this work proposes a novel ap- proximate computing approach that simplifies the mathematical operations involved in bilateral filtering. By replacing complex exponential functions with efficient approximations, the proposed design reduces hardware complexity and improves processing speed. In addition, clock gating techniques are incorporated to minimize dynamic power consumption by reducing unnecessary switching activity in inactive modules. The proposed architecture is also designed to be recon- figurable, enabling it to adapt dynamically to varying noise levels and image characteristics. This flexibility makes it highly suitable for real-world applications where noise conditions are unpredictable. The system supports parallel processing, which further enhances throughput and enables real-time performance. Extensive experimental evaluation is carried out using MAT- LAB for algorithm validation and Xilinx Vivado for hard- ware synthesis and simulation. The results demonstrate that the proposed design achieves significant reductions in power consumption and FPGA resource utilization while maintaining high image quality. Performance metrics such as Peak Signal- to-Noise Ratio (PSNR) and Structural Similarity Index Measure (SSIM) confirm that the proposed approximate filter produces results comparable to exact implementations. Overall, the proposed low-power approximate bilateral filter- ing architecture provides an effective balance between perfor- mance, accuracy, and hardware efficiency, making it a promising solution for modern FPGA-based image processing systems.
References
[1] European Commission, “Industry 5.0: Towards a Sustainable, Human- Centric and Resilient European Industry,” Jan. 2021. [Online]. Available:https://op.europa.eu/
[2] P. K. R. Maddikunta et al., “Industry 5.0: A survey on enabling technologies and potential applications,” Journal of Industrial Information Integration, vol. 26, 2022.
[3] J. Nakamura, Image Sensors and Signal Processing for Digital Still Cameras. New York, USA: Taylor & Francis, 2006.
[4] D.-H. Shin et al., “Block-based noise estimation using adaptive Gaussian filtering,” IEEE Trans. Consumer Electronics, vol. 51, no. 1, 2005.
[5] C. Liu et al., “Noise estimation from a single image,” in Proc. IEEE CVPR, 2006.
[6] G. Chen et al., “Efficient statistical method for image noise estimation,” in Proc. IEEE ICCV, 2015.
[7] S. Prasath and D. N. Thanh, “Structure tensor adaptive total variation for image restoration,” Turkish Journal of Electrical Engineering, 2019.
[8] D. N. H. Thanh et al., “Adaptive image restoration based on high-order total variation,” Signal, Image and Video Processing, 2020.
[9] C. Tomasi and R. Manduchi, “Bilateral filtering for gray and color images,” in Proc. ICCV, 1998.
[10] B. K. S. Kumar, “Image fusion using cross bilateral filter,” Signal Image Video Processing, 2015.
[11] B. Kaur et al., “Comparative analysis of bilateral filter in MRI,” Open Neuroimaging Journal, 2020.
[12] B. K. Gunturk, “Fast bilateral filter,” IEEE Trans. Image Processing, vol. 20, no. 9, 2011.
[13] S. Ghosh et al., “Optimized Fourier bilateral filtering,” IEEE Signal Processing Letters, 2018.
[14] B.-H. Chen et al., “Gaussian-adaptive bilateral filter,” IEEE Signal Processing Letters, 2020.
[15] A. Gabiger-Rose et al., “FPGA-based bilateral filter design,” IEEE Trans. Industrial Electronics, 2014.
[16] S. D. Dabhade et al., “Reconfigurable FPGA architecture for bilateral filtering,” IEEE Trans. Industrial Electronics, 2018.
[17] C.-Y. Lien et al., “Low-cost VLSI architecture for bilateral filter,” IEEE Access, 2020.
[18] S.-J. Jang and Y. Hwang, “Noise-aware VLSI bilateral filter design,” IEEE Access, 2021.
[19] R. Yao et al., “Compact hardware architecture using approximate computing,” IEEE Trans. Circuits and Systems II, 2022.
[20] Z. Wang et al., “Image quality assessment: SSIM,” IEEE Trans. Image Processing, 2004.
[21] Hore and D. Ziou, “PSNR vs SSIM,” in Proc. ICPR, 2010.
[22] USC-SIPI Image Database. [Online]. Available: https://sipi.usc.edu/database
[23] J. E. Robertson, “Digital division methods,” IRE Trans. Electronic Computers, 1958.
[24] Xilinx Inc., “7 Series FPGAs Configuration User Guide,” [Online]. Available: https://docs.xilinx.com
[25] F. Spagnolo, “VLSI architectures for image processing,” University of Calabria, 2019.
[26] S. Gupta and R. Mehra, “FPGA Implementation of Image Denoising Algorithms,” IEEE International Conference on Signal Processing, pp. 102–107, 2020
How to cite this paper
@article{1715871,
author = {Dr. S K Mahaboob Basha, D. Bhavana, K. Sai Deepika, C H. Pavan, A. Venkata Kiran},
title = {Low-Power Design of Approximate Bilateral Filters for Efficient Image Denoising on FPGAs Using Clock Gating},
journal = {Iconic Research And Engineering Journals},
year = {2026},
volume = {9},
number = {10},
pages = {410-420},
issn = {2456-8880},
url = {https://www.irejournals.com/formatedpaper/1715871.pdf},
abstract = {This paper presents the design and implementation of a low-power approximate bilateral filtering architecture for efficient image denoising on FPGA platforms, targeting next- generation real-time applications in Industry 5.0 environments. Image denoising plays a crucial role in improving the visual quality of images corrupted by noise introduced during acqui- sition, transmission, or storage. In applications such as medical imaging, autonomous vehicles, surveillance systems, and indus- trial automation, maintaining high image quality while ensuring real-time performance is a major challenge. Traditional filtering techniques such as mean and Gaussian filters are effective in noise reduction but tend to blur edges and fine details. Bilateral filtering, on the other hand, preserves edges by combining spatial and intensity-based filtering, making it highly suitable for advanced image processing applications. However, the computational complexity of bilateral filtering is significantly high due to nonlinear exponential operations, making it inefficient for hardware implementation on FPGA platforms. To address these challenges, this work proposes a novel ap- proximate computing approach that simplifies the mathematical operations involved in bilateral filtering. By replacing complex exponential functions with efficient approximations, the proposed design reduces hardware complexity and improves processing speed. In addition, clock gating techniques are incorporated to minimize dynamic power consumption by reducing unnecessary switching activity in inactive modules. The proposed architecture is also designed to be recon- figurable, enabling it to adapt dynamically to varying noise levels and image characteristics. This flexibility makes it highly suitable for real-world applications where noise conditions are unpredictable. The system supports parallel processing, which further enhances throughput and enables real-time performance. Extensive experimental evaluation is carried out using MAT- LAB for algorithm validation and Xilinx Vivado for hard- ware synthesis and simulation. The results demonstrate that the proposed design achieves significant reductions in power consumption and FPGA resource utilization while maintaining high image quality. Performance metrics such as Peak Signal- to-Noise Ratio (PSNR) and Structural Similarity Index Measure (SSIM) confirm that the proposed approximate filter produces results comparable to exact implementations. Overall, the proposed low-power approximate bilateral filter- ing architecture provides an effective balance between perfor- mance, accuracy, and hardware efficiency, making it a promising solution for modern FPGA-based image processing systems.},
month = {April},
doi = {https://doi.org/10.64388/IREV9I10-1715871}
}